

FEATURES

Attenuation range: 1 dB LSB steps to 31 dB

Insertion loss: 6 dB typical at 33 GHz

Attenuation accuracy: ± 0.5 dB typical

Input linearity

0.1 dB compression (P0.1dB): 24 dBm typical

Third-order intercept (IP3): 40 dBm typical

Power handling: 27 dBm

Dual-supply operation: ± 5 V

CMOS-/TTL-compatible parallel control

24-lead, 4 mm $\times$ 4 mm LFCSP package

APPLICATIONS


Test instrumentation

Microwave radios and very small aperture terminals (VSATs)

Military radios, radars, electronic counter measures (ECMs)

Broadband telecommunications systems

FUNCTIONAL BLOCK DIAGRAM



NIC = NO INTERNAL CONNECTION

Figure 1.

GENERAL DESCRIPTION

The HMC939ALP4E is a 5-bit digital attenuator with a 31 dB attenuation control range in 1 dB steps.

The HMC939ALP4E offers optimum insertion loss, attenuation accuracy, and input linearity over the specified frequency range from 100 MHz to 33 GHz.

The HMC939ALP4E requires dual supply voltages, VDD = +5 V and VSS = -5 V, and provides CMOS-/TTL-compatible parallel control interface by incorporating an on-chip driver.

The HMC939ALP4E comes in a RoHS compliant, compact, 4 mm $\times$ 4 mm LFCSP package. See [HMC939A-DIE](#) for the die version of HMC939ALP4E.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	4
Thermal Resistance	4
ESD Caution	4
Pin Configuration and Function Descriptions	5
Interface Schematics	5
Typical Performance Characteristics	6

REVISION HISTORY

5/2018—Rev. C to Rev. D

Changed + 27 V to 27 dBm in Rating Column, Table 2	4
Change to Ordering Guide	11

8/2017—Rev. 02.0417 to Rev. C

This Hittite Microwave Products data sheet has been reformatted to meet the styles and standards of Analog Devices, Inc.

Changed N/C to NIC	Throughout
Changes to Features Section, Applications Section, and General Description Section	1
Changes to Table 1	3
Changes to Table 2 and Added Thermal Resistance Section	4
Added Table 3; Renumbered Sequentially	4
Changes to Table 4	5
Changes to Figure 5 Caption through Figure 10 Caption	6
Changes to Figure 11 Caption through Figure 14 Caption	7
Changes to Figure 15 Caption through Figure 20 Caption	8

Insertion Loss, Return Loss, State Error, Step Error, and Relative Phase	6
Input Power Compression and Third-Order Intercept	8
Theory of Operation	9
Power Supply	9
RF Input and Output	9
Applications Information	10
Evaluation Board	10
Outline Dimensions	11
Ordering Guide	11

Added Theory of Operation Section, RF Input and Output Section, and Power Supply Section	9
Changes to Figure 22	10
Changes to Ordering Guide	11

SPECIFICATIONS

VDD = 5 V, VSS = -5 V, VCTL = 0 V or VDD, T_{CASE} = 25°C, 50 Ω system, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RANGE			0.1		33	GHz
INSERTION LOSS		0.1 GHz to 18 GHz		4.5	5.5	dB
		18 GHz to 26.5 GHz		5.5	7.0	dB
		26.5 GHz to 33 GHz		6.0	8.0	dB
ATTENUATION						
Range		Between minimum and maximum attenuation states, 0.1 GHz to 33 GHz		31		dB
Step Size		Between any successive attenuation states, 0.1 GHz to 33 GHz		1		dB
Step Error		Between any successive attenuation states, 0.1 GHz to 33 GHz		0.5		dB
State Error		Referenced to insertion loss state				
		1 dB to 15 dB attenuation states, 0.1 GHz to 33 GHz	-(0.5 + 5% of attenuation state)		+(0.5 + 5% of attenuation state)	dB
		16 dB to 31 dB attenuation states, 0.1 GHz to 20 GHz	-(0.5 + 5% of attenuation state)		+(0.5 + 5% of attenuation state)	dB
		16 dB to 31 dB attenuation states, 20 GHz to 33 GHz	-(0.6 + 8% of attenuation state)		+(0.6 + 8% of attenuation state)	dB
RETURN LOSS		RF1 and RF2 pins, all attenuation states, 0.1 GHz to 33 GHz		10		dB
RELATIVE PHASE		Between minimum and maximum attenuation states				
		0.1 GHz to 18 GHz		45		Degrees
		18 GHz to 26.5 GHz		60		Degrees
		26.5 GHz to 33 GHz		80		Degrees
SWITCHING CHARACTERISTICS		Between all attenuation states				
Rise and Fall Time	t _{RISE} , t _{FALL}	10% to 90% of RF output		45		ns
On and Off Time	t _{ON} , t _{OFF}	50% V _{CTL} to 90% of RF output		60		ns
INPUT LINEARITY		All attenuation states				
0.1 dB Compression	P0.1dB	0.1 GHz to 0.5 GHz		20		dBm
		0.5 GHz to 33 GHz		24		dBm
Third-Order Intercept	IP3	8 dBm per tone, 1 MHz spacing		43		dBm
		0.1 GHz to 0.5 GHz		40		dBm
		0.5 GHz to 33 GHz				dBm
SUPPLY CURRENT						
Positive	I _{DD}		2.5	4.5	6.5	mA
Negative	I _{SS}		-7.0	-5.5	-3.0	mA
DIGITAL CONTROL INPUTS		P0 to P5 pins				
Voltage						
Low	V _{INL}		0		0.8	V
High	V _{INH}		2.0		5.0	V
Current						
Low and High	I _{INL} , I _{INH}			<1		μA

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	
Positive	+7 V
Negative	−7 V
Digital Control Input Voltage	$V_{DD} + 0.5 \text{ V}$
RF Input Power (All Attenuation States, f = 0.1 GHz to 33 GHz, $T_{CASE} = 85^{\circ}\text{C}$)	27 dBm
Continuous Power Dissipation, P_{DISS} ($T_{CASE} = 85^{\circ}\text{C}$)	0.453 W
Temperature	
Junction, T_J	150°C
Storage	−65°C to +150°C
Reflow ¹ ((Moisture Sensitivity Level 3 (MSL3) Rating)	260°C
ESD Sensitivity	
Human Body Model (HBM)	250 V (Class 1A)

¹ See the Ordering Guide for more information.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JC} is the junction to case thermal resistance.

Table 3. Thermal Resistance

Package Type	θ_{JC}	Unit
CP-24-16 ¹	143.5 ²	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with nine thermal vias. See JEDEC JESD51.


² The device is set to maximum attenuation state.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. NIC = NO INTERNAL CONNECTION
 2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND FOR PROPER OPERATION.

13920-002

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VSS	Negative Supply Voltage.
2 to 4, 6 to 13, 15 to 17, 19	NIC	These pins are not internally connected; however, all data shown herein was measured when these pins connected to the RF/DC ground of evaluation board.
5	RF1	This pin can be used as RF input or output of attenuator. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc.
14	RF2	This pin can be used as RF input or output of attenuator. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc.
18	VDD	Positive Supply Voltage.
20 to 24	P4 to P0	Parallel Control Voltage Inputs. These pins select the required attenuation (see Table 6). There is no internal pull-up or pull-down resistor on these pins; therefore, they must always be kept at a valid logic level (VIH or VIL) and not be left floating.
	EPAD	Exposed Pad. The exposed pad must be connected to ground for proper operation.

INTERFACE SCHEMATICS




Figure 3. RF1, RF2 Interface Schematic




Figure 4. Digital Control Input Interface

TYPICAL PERFORMANCE CHARACTERISTICS

INSERTION LOSS, RETURN LOSS, STATE ERROR, STEP ERROR, AND RELATIVE PHASE




Figure 5. Insertion Loss vs. Frequency over Temperature




Figure 8. Normalized Attenuation vs. Frequency over Major Attenuation States




Figure 6. RF1 Return Loss vs. Frequency over Major Attenuation States




Figure 9. RF2 Return Loss vs. Frequency over Major Attenuation States




Figure 7. State Error vs. Attenuation State over Frequency




Figure 10. State Error vs. Frequency over Major Attenuation States




Figure 11. Step Error vs. Attenuation State over Frequency




Figure 13. Step Error vs. Frequency over Major Attenuation States




Figure 12. Relative Phase vs. Attenuation State over Frequency




Figure 14. Relative Phase vs. Frequency over Major Attenuation States

INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT




Figure 15. Input P0.1dB vs. Frequency at Minimum Attenuation State over Temperature




Figure 18. Input IP3 vs. Frequency at Minimum Attenuation State over Temperature




Figure 16. Input P0.1dB vs. Frequency at Minimum Attenuation State over Temperature (Low Frequency Detail)




Figure 19. Input IP3 vs. Frequency at Minimum Attenuation State over Temperature (Low Frequency Detail)




Figure 17. Input P0.1dB vs. Frequency over Major Attenuation States




Figure 20. Input IP3 vs. Frequency over Major Attenuation States

THEORY OF OPERATION

The HMC939ALP4E incorporates a 5-bit attenuator die that offers an attenuation range of 31 dB in 1 dB steps and a driver for CMOS-/TTL-compatible parallel control of the 5-bit attenuator. See Table 5 for the truth table.

Table 5. P4 to P0 Truth Table

Digital Control Input ¹					Attenuation State (dB)
P4	P3	P2	P1	P0	
High	High	High	High	High	0 dB (reference)
High	High	High	High	Low	1 dB
High	High	High	Low	High	2 dB
High	High	Low	High	High	4 dB
High	Low	High	High	High	8 dB
Low	High	High	High	High	16 dB
Low	Low	Low	Low	Low	31 dB

¹ Any combination of the control voltage input states shown in Table 5 provides an attenuation equal to the sum of the bits selected.

POWER SUPPLY

The HMC939ALP4E requires dual supply voltages, $V_{DD} = +5\text{ V}$ and $V_{SS} = -5\text{ V}$, and CMOS/TTL-compatible control voltages applied to the P0 to P4 pins. The ideal power-up sequence is as follows:

1. Connect the ground reference.
2. Power up V_{DD} and V_{SS} . The relative order is not important.
3. Apply the digital control inputs. The relative order of the digital control inputs is not important.
4. Apply an RF input signal to RF1 or RF2.

The power-down sequence is the reverse of the power-up sequence.

RF INPUT AND OUTPUT

The HMC939ALP4E is bidirectional. The RF1 and RF2 pins are internally matched to $50\ \Omega$ and dc-coupled to 0 V; therefore, they do not require external matching components and dc blocking capacitors when the RF line potential is equal to 0 V.

APPLICATIONS INFORMATION

EVALUATION BOARD

The HMC939ALP4E uses a 4-layer evaluation board. The copper thickness is 0.5 oz (0.7 mil) on each layer. The top dielectric material is 10 mil Rogers RO4350 for optimal high frequency performance. The middle and bottom dielectric materials are FR-4 type materials to achieve an overall board thickness of 62 mil. RF traces are routed on the top copper layer and the bottom layer is grounded plane that provide a solid ground for the RF transmission lines. The RF transmission lines are designed using a coplanar waveguide (CPWG) model with a width of 16 mil and ground spacing of 13 mil to have a characteristic impedance of 50 Ω . For enhanced RF and thermal grounding, as many plated through vias as possible are arranged around transmission lines and under the exposed pad of the package.

Figure 21 shows the top view of the populated HMC939ALP4E evaluation board, available from Analog Devices, Inc., upon request (see the Ordering Guide section).




Figure 21. Populated Evaluation Board—Top View

The evaluation board is grounded from the 2 $\times$ 5-pin header, J3. All the supply and digital control pins are also connected to the J3. A 1 nF decoupling capacitors are placed on the supply traces to filter high frequency noise.

The RF1 and RF2 ports are connected through 50 Ω transmission lines to the RF connectors, J1 and J2, respectively. A thru calibration line connects J4 and J5; this transmission line is used to estimate the loss of the PCB over the environmental conditions being evaluated.

Figure 22 and Table 6 show the evaluation board schematic and bill of materials, respectively.




Figure 22. Evaluation Board Schematic

Table 6. List of Materials for EV1HMC939ALP4

Item	Description
J1, J2	PCB mount, 2.9 mm RF connector
J3,	2 $\times$ 5-pin header
J4, J5	PCB mount, 2.9 mm RF connector, do not insert
C1, C2	1 nF capacitor, 0402 package
U1	HMC939ALP4E digital attenuator
PCB	131909-1 evaluation PCB

OUTLINE DIMENSIONS




Figure 23. 24-Lead Lead Frame Chip Scale Package [LFCSP]
4 mm x 4 mm Body and 0.85 mm Package Height
(CP-24-16)
Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	MSL Rating ²	Package Description	Package Option
HMC939ALP4E	-40°C to +85°C	MSL3	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-16
HMC939ALP4ETR	-40°C to +85°C	MSL3	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-16
EV1HMC939ALP4			Evaluation Board	

¹ All models are RoHS compliant.

² See the Absolute Maximum Ratings section.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[HMC939ALP4E](#) [HMC939ALP4ETR](#) [EV1HMC939ALP4](#)